Registration
OnlineIntermediate3 hours

RTL Debug Clinic: Fixing Real Designs

Hosted by Kitani Studio · Verification leads

A working clinic rather than a lecture. Attendees submit a failing design a week ahead, and we work through as many as time allows — reading the waveform, narrowing the window, and naming the root cause out loud.

Date05 Sept 2026
Timing6:30 PM – 9:30 PM IST
VenueLive on Zoom
Seats left46 of 120

Agenda

Cursor discipline, signal grouping, and the three signals worth adding first.

Real failures from attendees, debugged on screen.

Inferred latches, reset domains, metastability and clock-domain crossings.

Bring anything.

What you leave with

  • Recording for 90 days
  • Debug checklist PDF
  • Your design reviewed if submitted early

Before you come

  • A simulator installed (free editions fine)
  • Comfort writing Verilog
  • Optional: a failing design to submit

Register

All fields are required except notes. You pay on the next step.

You are attending as

DYP Chat Bot

Online

Sat, November 2026

Thank you. Please enter the amount and date of the transaction (eg: 750, December 2026)
05:57