DYP x Theogbuilders

Dashboard

Continue Learning

Introduction to FPGA and RTL Design (Verilog/VHDL)

Hardware

10% Completed

IoT Systems Architecture with FPGA

Embedded Systems

10% Completed

Crash Course: Building an IoT Device on FPGA

Mastering RTL Coding and Simulation

UVM Verification Essentials

Static Timing Analysis and Timing Closure

AXI and AMBA Protocols on FPGA

Vivado Workflow: Synthesis to Bitstream